
Technical Data CD54/74AC240/241/244 CD54/74ACT240/241/244

Advance Information





Octal Buffer/Line Drivers, 3-State

CD54/74AC/ACT240 - Inverting

CD54/74AC/ACT241 - Non-Inverting CD54/74AC/ACT244 - Non-Inverting

TRUTH TABLES

Type Features:

Buffered inputs

 Typical propagation delay: 3.6 ns @ Vcc = 5 V, T_A = 25° C, C_L = 50 pF

FUNCTIONAL DIAGRAM & TERMINAL ASSIGNMENT

The RCA CD54/74AC240, CD54/74AC241, and CD54/74AC-244 and the CD54/74ACT240, CD54/74ACT241, and CD54/74-ACT244 3-state octal buffer/line drivers use the RCA ADVANCED CMOS technology. The CD54/74AC/ACT240 and CD54/74AC/ACT244 have active-LOW output enables ($\overline{10E}$, $20\overline{E}$). The CD54/74AC/ACT241 has one active-LOW ($\overline{10E}$) and one active-HIGH (20E) output enable.

The CD74AC240, CD74AC241, and CD74AC244 and the CD74ACT240, CD74ACT241, and CD74ACT244 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC240, CD54AC241, and CD54AC244 and the CD54ACT240, CD54ACT241, and CD54ACT244, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

Family Features:

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latch-up-resistant CMOS process and circuit design
- Speed of bipolar FAST*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
 - ± 24-mA output drive current
 - Fanout to 15 FAST* ICs
 - ~ Drives 50-ohm transmission lines

*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

INPU'	OUTPUT	
10E, 20E	10E, 20E A	
L	L	н
L	н	ί ι
н	×	Z

(AC/ACT240)

INP	UTS	OUTPUT	INP	UTS	OUTPUT
10E	1A	1Y	20E	2A	2Y
L	L	L	L	X	Z
L	н	н	н	L	L
н	x	Z	Н	н	н

(AC/ACT241)

INPU	OUTPUT	
10E, 20E	, <u>20E</u> A	
L	• L	L
L	н	н
н	х	Z

(AC/ACT244)

H = HIGH Voltage Level

- L = LOW Voltage Level
- X = Immaterial
- Z = HIGH Impedance

This data sheet is applicable to the CD54/74AC240, CD54AC7240, CD54AC241, and CD54/74AC7241. The CD74AC241 was not acquired from Harris Semiconductor. See SCHS244 for information on the CD74AC7240, CD74AC244, and CD74AC7244.

File Number 1856

Technical, Data

CD54/74AC240/241/244 CD54/74ACT240/241/244

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (Vcc)	
DC INPUT DIODE CURRENT, I_{HK} (for $V_1 < -0.5$ V or $V_1 > V_{cc} + 0.5$ V)	±20 mA
DC OUTPUT DIODE CURRENT, I_{ok} (for $V_o < -0.5$ V or $V_o > V_{cc} + 0.5$ V)	±50 mA
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I _o (for $V_0 > -0.5$ V or	$V_0 < V_{cc} + 0.5 V$
DC V _{cc} or GROUND CURRENT (I_{cc} or I_{GND})	±100 mA*
POWER DISSIPATION PER PACKAGE (Pp):	
For $T_A = -55$ to $\pm 100^{\circ}$ C (PACKAGE TYPE E)	
For $T_A = +100$ to $+125^{\circ}$ C (PACKAGE TYPE E)	
For $T_A = -55$ to $+70^{\circ}$ C (PACKAGE TYPE M)	
For $T_A = +70$ to $+125^{\circ}$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (TA)	55 to +125°C
STORAGE TEMPERATURE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s maximum	
Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contact	ting lead tips only
*For up to A outputs per device: add ± 25 mA for each additional output	


*For up to 4 outputs per device; add \pm 25 mA for each additional output.

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN		
CHARACTERISTIC	MIN.	MAX.	
Supply-Voltage Range, V_{∞}^* : (For $T_A = Full Package-Temperature Range) AC Types ACT Types$	1.5	5.5 5.5	v
DC Input or Output Voltage, Vi, Vo	0	Vcc	v
Operating Temperature, T _A	-55	+125	°C
Input Rise and Fall Slew Rate, dt/dv at 1.5 V to 3 V(AC Types) at 3.6 V to 5.5 V(AC Types) at 4.5 V to 5.5 V(ACT Types)	0 0 0	50 20 10	ns/V ns/V ns/V

*Unless otherwise specified, all voltages are referenced to ground.



CD54/74AC, ACT240 TYPES TERMINAL ASSIGNMENT

10Ē

140

273 -

1A1

1A2

2¥1

1A3

GND

2<u>70</u> 9


_8

10

2Y2 -5

2

CD54/74AC, ACT241 TYPES TERMINAL ASSIGNMENT



CD54/74AC, ACT244 TYPES TERMINAL ASSIGNMENT

9

Technical Data ______ CD54/74AC240/241/244 CD54/74ACT240/241/244

STATIC ELECTRICAL CHARACTERISTICS: AC Series

· ·						AMBIEN'	IT TEMPERATURE (TA) - °C				-
CHARACTERIST	ICS	TEST CONDITIONS		V _{cc} (V)	+	25	40 t	o +85	-55 to +125		UNITS
		V, (V)	l _o (mA)	(V) 	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input				1.5	1.2	(1.2		1.2		
Voltage	Ин			3	2.1		2.1	—.	2.1		V.
				5.5	3.85		3.85		3.85		
Low-Level Input				1.5	_	0.3	_	0.3	_	0.3	
Voltage	VIL			3		0.9	-	0.9	_	0.9] v
				5.5	_	1.65		1.65	-	1.65	
High-Level Output			-0.05	1.5	1.4	-	1.4		1.4	· <u>·</u> ·	
Voltage	Vон	ViH	-0.05	3	2.9	_	2.9	<u> </u>	2.9	—]
		or	-0.05	4.5	4.4		4.4	l –	4.4	_]
		Vil	-4	3	2.58	_	2.48	<u> </u>	2.4	—] v
			-24	4.5	3.94	· · _ · ·	3.8	<u> </u>	3.7	·].
		#, * {	-75	5.5		_	3.85		<u> </u>	<u> </u>]
		", " {	-50	5.5	_		-		3.85]
Low-Level Output		`	0.05	1.5	-	0.1	-	0.1	-	0.1	
Voltage	Vol	ViH	0.05	3		0.1	_	0.1	—	0.1	
		or	0.05	4.5		0.1		0.1		0.1	1
		VIL	12	3	_	0.36	_	0.44	_	0.5] v [
			24	4.5	-	0.36	-	0.44	—	0.5	1
		#, * {	75	5.5			_	1.65	_	·	1
	:	", " {	50	5.5			_	—	· · · _	1.65	1
Input Leakage Current	łı	V _{cc} or GND		5.5		±0.1	—	±1	-	±1	μΑ
3-State Leakage Current	loz	VIH or Vn Vo = Vcc or		5.5		±0.5		±5		±10	μΑ
Quiescent Supply Current, MSI	loc	GND V _{cc} or GND	0	5.5		8	_	80		160	μΑ

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

_ Technical Data

CD54/74AC240/241/244 CD54/74ACT240/241/244

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

						AMBIEN	Т ТЕМРЕ	RATURE	E (T _A) - ° (C]
CHARACTERISTICS		TEST CONDITIONS		V _{cc}	+	+25		o +85	-55 to +125		UNITS
		(V)	l _o (mA)	(Ÿ)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	ViH			4.5 to 5.5	2		2		2	_	V
Low-Level Input Voltage	VıL			4.5 to 5.5	—	0.8		0.8		0.8	v
High-Level Output		ViH	-0.05	4.5	4.4		4.4		4.4		
Voltage	Vон	or Vı⊾.,	-24	4.5	3.94		3.8	—	3.7	-] v
		#, * {	-75	5.5	_		3.85	—	—] .
			-50	5.5	-	-	—		· 3.85] • .
Low-Level Output		ViH	0.05	4.5		0.1		0.1	—	0.1]
Voltage Vol.	V _{OL}	or ViL	24	4.5	_	0.36	—	0.44	-	0.5	l v
		#, * {	75	5.5	_		—	1.65		—]
			50	5.5						1.65]
Input Leakage Current	t,	V _{cc} or GND		5.5		±0.1	_	±1	_	±1	μΑ
3-State Leakage Current	loz	ViH Of ViL									
		Vo = V _{CC} or		5.5	-	±0.5	<u> </u>	±5	_	±10	μA
		GND			-						
Quiescent Supply Current, MSI	Icc	V _{cc} or GND	0	5.5	_	8		80	_	160	μA
Additional Quiescent S Current per Input Pi TTL Inputs High 1 Unit Load	Supply n ∆lcc	Vcc-2.1	·	4.5 to 5.5		2.4		2.8	_	3	mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. * Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

CD54/74ACT240					
INPUT UNIT LOADS					
nA0 - A3	1.42				
10E	0.83				
20E	0.83				

ACT INPUT LOADING TABLES CD54/74ACT241

UNIT LOADS*

0.5

0.83

1.67

INPUT

nA0 - A3

10Ë

20E

	CD54/74ACT244							
	INPUT UNIT LOAD							
	nA0 - A3	0.5						
-	10E	0.83						
	20E	0.83						

*Unit load is ΔI_{∞} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

9

Technical Data _ CD54/74AC240/241/244 CD54/74ACT240/241/244

÷.,

SWITCHING CHARACTERISTICS: AC Series; t,, t, = 3 ns, CL = 50 pF

			AMBI	Γ _A) - °C	· ·		
CHARACTERISTICS	SYMBOL	V _{cc} (V)	-40 to +85		-55 to +125		UNITS
		(•)	MIN.	MAX.	MIN.	MAX.]
Propagation Delays: Data to Outputs AC240	tplh tphl	1.5 3.3* 5†	2.6 1.9	82 9.2 6.5	 2.5 1.8	90 10.1 7.2	ns
AC241, 244	тесн тенс	1.5 3.3 5		93 10.5 7.5	 2.9 2.1	103 11.5 8.2	ns
Output Enable Times	tpzi. tpzh	1.5 3.3 5	 4.6 3.1	136 16.4 10.9	 4.5 3	150 18 12	ns
Output Disable Times	tplz tphz	1.5 3.3 5	 3.9 3.1	136 13.6 10.9	— 3.8 3	150 15 12	ns
Power Dissipation Capacitance AC240 AC241, 244	Cpd§		65 ⁻ 71 ⁻	Тур. Тур.	65 Typ. 71 Typ.		pF
Min. (Valley) V _{он} During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See Fig. 1	5	4 Typ. @ 25°C		v		
Max. (Peak) Vo∟ During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} See Fig. 1	5	1 Typ. @ 25°C		v		
Input Capacitance	Ci			10	-	10	pF
3-State Output Capacitance	Co			15		15	pF

SWITCHING CHARACTERISTICS: ACT Series; t, t = 3 ns, C = 50 pF

	I I		AMBI	AMBIENT TEMPERATURE (TA) - °C				
CHARACTERISTICS	SYMBOL	V _{cc}	-40 to +85		-55 to +125		UNITS	
		(V)	MIN.	MAX.	MIN.	MAX.		
Propagation Delays: Data to Outputs ACT240	t _{РLH} t _{PHL}	5†	2.3	7.8	2.2	8.6	ns	
ACT241, 244	tеьн tень	5	2.5	8.7	2.4	9.6	ns	
Output Enable Times	tpzi tpzi	5	3.5	12.2	3.4	13.4	ns	
Output Disable Times	telz tehz	5	3.5	12.2	3.4	13.4	ns	
Power Dissipation Capacitance ACT240 ACT241, 244	Сро§			Тур. Тур.			pF	
Min. (Valley) Vон During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See Fig. 1	5	4 Typ. @ 25°C			v		
Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching)	Volp See Fig. 1	5	1 Typ. @ 25°C		v			
Input Capacitance	C,		-	10		10	pF	
3-State Output Capacitance	Co		_	15	_	15	pF	

*3.3 V: min. is @ 3.6 V max. is @ 3 V

†5 V:

 C_{PD} is used to determine the dynamic power consumption, per package. For AC series: $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ For ACT series: $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where f_i = input frequency


 C_L = output load capacitance

min. is @ 5.5 V max. is @ 4.5 V

 $V_{cc} = supply voltage.$

Technical Data CD54/74AC240/241/244 CD54/74ACT240/241/244


PARAMETER MEASUREMENT INFORMATION



NOTES:

- 1. VOHY AND VOLP ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST. 2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS:
- $\label{eq:prassingle} \begin{array}{l} \mathsf{PRR} \leq 1 \; \mathsf{MHz}, t_F = 3 \; \mathsf{ns}, \mathsf{nr} = 3 \; \mathsf{ns}, \mathsf{SKEW} \; \mathsf{1} \; \mathsf{ns}. \end{array}$ WITH 0.1 # CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANDWIDTH.

9205-42406








Fig. 2 - Three-state propagation delay times and test circuit.



9265 42389



9205-42407

Fig. 3 - Propagation delay times and test circuit.

	CD54/74AC	CD54/74ACT
Input Level	V _{cc}	3 V
Input Switching Voltage, Vs	0.5 V _{cc}	1.5 V
Output Switching Voltage, Vs	0.5 V _{cc}	0.5 V _{cc}

9

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated